ASIC/Layout Design Engr, II

Job title: ASIC/Layout Design Engr, II

Company: Synopsys

Job description: technologies . CMOS design and layout design concepts (good understanding of lower node technologies is preferred) . Familiarity… with ASIC design flow and layout automation . Prior knowledge of Standard cell is preferred . Knowledge of EDA tools for layout…

Expected salary:

Location: Hyderabad, Telangana – Secunderabad, Telangana

Job date: Wed, 22 Jun 2022 22:57:45 GMT

Apply for the job now!

Enter your email address:

Delivered by FeedBurner

%d bloggers like this: